Skip to Content
Creonic GmbH
  • MENU

    STANDARDS

    DVB-S2 / DVB-S2XDVB-RCS23GPP 4G / 5G / 6G
    CCSDS
    IEEEOthers

    IP CORES

    DemodulatorsModulators LDPC Encoders / Decoders Turbo Encoders / Decoders Polar Encoders / Decoders Misc FEC and DSP

    About CREONIC

    CommitmentNewsPartners & Memberships ReferencesResearch ProjectsCareersContact Us

    SERVICES

    IP Customization IP Expertise System Design IP Integration Services IP ConsultingFAQ
    Requirements Check


  • LOOKING FOR SUPPORT?
     
    FREE CONSULTATION

Creonic GmbH
      • MENU

      LOOKING FOR SUPPORT?
       
      FREE CONSULTATION


    Creonic Introduces Doppler Channel IP Core

    Creonic GmbH, the leading provider of cutting-edge communications IP cores, proudly announces the release of its Doppler Channel IP core. Designed to meet the growing demand for efficient and accurate Doppler shift emulation in Low Earth Orbit (LEO) communication systems, this innovative solution accelerates system performance evaluation while maintaining exceptional accuracy.

    The Creonic Doppler Channel IP core generates Doppler shift frequencies by precisely adjusting the phase of signal samples in real-time. The IP core supports orbital heights ranging from 200 to 2000 km and accommodates carrier frequencies in L-band (S-band, X-band and Ka-band on request) making it ideal for modern LEO communication scenarios. 

    With a throughput of up to 0.62 GSPS at 620 MHz and a latency of just 78.98ns, the Doppler Channel IP core ensures fast and reliable processing. Its design-time configuration and use of the fast inverse square root algorithm enhance accuracy while keeping complexity and power consumption low. Applications for this IP core include LEO digital communication systems where accurate Doppler channel modeling is required. The hardware-based approach significantly reduces runtime compared to traditional software based methods, achieving results in a fraction of the time.

    Seamless integration is made possible through AXI4- Stream handshaking interfaces, and the core is compatible with ASIC and FPGA technologies, including platforms from AMD Xilinx, Intel Altera and Microchip.

    January 14, 2025 | Kaiserslautern


    Social Media

    Related Links


    Creonic MISC FEC and DSP IP cores



    Creonic Doppler Channel
    IP core



    Creonic News - Overview


    INFO
    • Home
    • News
    • Legal Notice
    • Data Protection
    GET IN TOUCH
    • info@creonic.com
    • +49 631 3435 988 0
    FOLLOW US
    • Linkedin
      Facebook


    Creonic GmbH

    Bahnhofstraße 26-28
    67655 Kaiserslautern
    Germany

    Copyright © Creonic GmbH 2025
    Powered by Odoo - Create a free website