Skip to Content
Creonic GmbH
  • MENU

    STANDARDS

    DVB-S2 / DVB-S2XDVB-RCS23GPP 4G / 5G / 6G
    CCSDS
    IEEEOthers

    IP CORES

    DemodulatorsModulators LDPC Encoders / Decoders Turbo Encoders / Decoders Polar Encoders / Decoders Misc FEC and DSP

    About CREONIC

    CommitmentNewsPartners & Memberships ReferencesResearch ProjectsCareersContact Us

    SERVICES

    IP Customization IP Expertise System Design IP Integration Services IP ConsultingFAQ
    Requirements Check
  • LOOKING FOR SUPPORT?
    FREE CONSULTATION

Creonic GmbH
      • MENU

      LOOKING FOR SUPPORT?
      FREE CONSULTATION

    CCSDS SCCC Turbo Encoder and Decoder

    The recommended CCSDS 131.2-B-1 standard introduces a Serial Concatenated Convolutional Code (SCCC). Main goal of this code is to allow an efficient use of available bandwidth, by allowing to select from 27 valid configurations with a wide range of constellations, block lengths and code rates.

    The outstanding error correction performance of the SCCC code in combination with the high data rates makes this IP core the ideal fit for further applications where high throughput and high spectral efficiency is key for operation.

      

    FLEXIBILITY

    LATENCY

    THROUGHPUT

    ERROR CORRECTION


    Interested? Contact us!​

    Kevin Christoffers 
    Director - Business Development & Sales


    Product Brief

    Download for more information.


    Applications

    • Satellite communication

      • High data rate telemetry applications
      • Earth Exploration Satellite Service (EESS)
    • Applications with the highest demands on forward error correction
    • Applications with the need for a wide range of code rates and block lengths





    • Compliant with CCSDS 131.2-B-1
    • Support for all 27 ACM formats
    • Support for all modulation schemes (QPSK, 8-PSK, 16-APSK, 32-APSK, 64-APSK)


    Features

    We are ISO 9001:2015 certified

    Our customers can rely on consistently high quality, guaranteed by our certified quality management.     

    Quality

    Benefits

    • Burst-to-burst on-the-fly configuration
    • High payload block length granularity (between 5,758 and 43,678 bits)
    • High code rate granularity (code rates between 0.36 and 0.90)
    • Configurable amount of turbo decoding iterations for trading off throughput and error correction performance
    • Low-power and low-complexity design
    • Deliverable includes VHDL source code or synthesized netlist, VHDL testbench, and bit-accurate Matlab, C or C++ simulation model  
    • Available for ASIC and FPGAs (AMD / Xilinx, Intel / Altera, Microchip)


    Related Links


    CCSDS Standard



    Creonic CCSDS IP cores



    Creonic Turbo Encoder and Decoder IP cores


    INFO
    • Home
    • News
    • Legal Notice
    • Data Protection
    GET IN TOUCH
    • info@creonic.com
    • +49 631 3435 988 0
    •  
    FOLLOW US
    • Linkedin
      Facebook


    Creonic GmbH

    Bahnhofstraße 26-28
    67655 Kaiserslautern
    Germany

    Copyright © Creonic GmbH 2026
    Powered by Odoo - Create a free website

    Respecting your privacy is our priority.

    Allow the use of cookies from this website on this browser?

    We use cookies to provide improved experience on this website. You can learn more about our cookies and how we use them in our Cookie Policy.

    Allow all cookies
    Only allow essential cookies