Skip to Content
Creonic GmbH
  • MENU

    STANDARDS

    DVB-S2 / DVB-S2XDVB-RCS23GPP 4G / 5G / 6G
    CCSDS
    IEEEOthers

    IP CORES

    DemodulatorsModulators LDPC Encoders / Decoders Turbo Encoders / Decoders Polar Encoders / Decoders Misc FEC and DSP

    About CREONIC

    CommitmentNewsPartners & Memberships ReferencesResearch ProjectsCareersContact Us

    SERVICES

    IP Customization IP Expertise System Design IP Integration Services IP ConsultingFAQ
    Requirements Check
  • LOOKING FOR SUPPORT?
    FREE CONSULTATION

Creonic GmbH
      • MENU

      LOOKING FOR SUPPORT?
      FREE CONSULTATION

    CCSDS AR4JA LDPC Encoder and Decoder

    The Creonic CCSDS AR4JA LDPC IP support the LDPC coding schemes as defined by the CCSDS standard. The LDPC codes with rates 1/2, 2/3 and 4/5, block lengths 1024, 4096 and 16384 are specially designed for deep-space missions, but the excellent error correction performance makes it the ideal fit for further applications with highest demands on forward error correction.

      

    FLEXIBILITY

    LATENCY

    THROUGHPUT

    ERROR CORRECTION


    Interested? Contact us!​

    Kevin Christoffers 
    Director - Business Development & Sales


    Product Brief

    Download for more information.


    Applications

    • Near-Earth and Deep-Space 
      communication.
    • Space links communication.
    • Space internet-working services.
    • Further High-performance Applications





    • Support for code rates 1/2, 2/3, and 4/5
    • Uncoded block sizes of 1024, 4096,band 16384 bits
    • Compliant with “TM Synchronization and Channel Coding, Recommended Standard, CCSDS 131.0 B-3, Blue Book, September 2017”


    Features

    We are ISO 9001:2015 certified

    Our customers can rely on consistently high quality, guaranteed by our certified quality management.     

    Quality

    Benefits

    Key benefits of the decoder:

      • Gains of up to 3 dB compared to Viterbi decoders
      • Low-power and low-complexity design
      • Layered LDPC decoder architecture, for convergence
        behavior that is twice as fast as non-layered LDPC decoders
      • Early stopping criterion for iterative LDPC decoder, saving a considerable amount of energy
      • Optional fixed number of iterations for fixed latency of blocks with the same code rate and block length
      • Configurable amount of LDPC decoding iterations for trading-off throughput and error correction performance
      • Collection of statistic information (number of iterations, decoding success, number of modified bits)


    Key benefits of the encoder:

      • High-throughput, low-latency encoder core
      • Low-power and low-complexity design


    • Deliverable includes VHDL source code or synthesized netlist, VHDL testbench, and bit-accurate Matlab, C or C++ simulation model  
    • Available for ASIC and FPGAs (AMD / Xilinx, Intel / Altera, Microchip)


    Related Links


    CCSDS Standard



    Creonic CCSDS IP Cores
    ​



    Creonic CCSDS LDPC Encoder and Decoder



    CCSDS LDPC Codes
    ​


    INFO
    • Home
    • News
    • Legal Notice
    • Data Protection
    GET IN TOUCH
    • info@creonic.com
    • +49 631 3435 988 0
    •  
    FOLLOW US
    • Linkedin
      Facebook


    Creonic GmbH

    Bahnhofstraße 26-28
    67655 Kaiserslautern
    Germany

    Copyright © Creonic GmbH 2026
    Powered by Odoo - Create a free website

    Respecting your privacy is our priority.

    Allow the use of cookies from this website on this browser?

    We use cookies to provide improved experience on this website. You can learn more about our cookies and how we use them in our Cookie Policy.

    Allow all cookies
    Only allow essential cookies