Skip to Content
Creonic GmbH
  • MENU

    STANDARDS

    DVB-S2 / DVB-S2XDVB-RCS23GPP 4G / 5G / 6G
    CCSDS
    IEEEOthers

    IP CORES

    DemodulatorsModulators LDPC Encoders / Decoders Turbo Encoders / Decoders Polar Encoders / Decoders Misc FEC and DSP

    About CREONIC

    CommitmentNewsPartners & Memberships ReferencesResearch ProjectsCareersContact Us

    SERVICES

    IP Customization IP Expertise System Design IP Integration Services IP ConsultingFAQ
    Requirements Check


  • LOOKING FOR SUPPORT?
     
    FREE CONSULTATION

Creonic GmbH
      • MENU

      LOOKING FOR SUPPORT?
       
      FREE CONSULTATION

    5G NR is the mobile broadband standard of the 5th generation. A new rate compatible structure for LDPC codes are employed for channel coding to fulfill the broad applications supported by the standard. Creonic’s 5G LDPC Decoder and Encoder IP cores provide a perfect solution for this new LDPC structure with high level of flexibility while maintaining high throughput and low latency as required by the standard.  

    FLEXIBILITY

    LATENCY

    THROUGHPUT

    ERROR CORRECTION

    5G-NR LDPC
    Decoder and Encoder 



    Interested? Contact us!​

    Kevin Christoffers 
    Director - Business Development & Sales


    Product Brief

    Download for more information.


    Applications

    • 5G modem chipset for base stations
      (BS) or user equipment (UE)

    • Applications with the highest demands on forward error correction
    • Applications with the need for a wide range of code rates and block length


    • Support for 3GPP Release 15 5G LDPC decoding
    • Support for base code rates from 22/68 to 22/26 for basegraph 1
    • Support for base code rates from  10/52 to 10/14 for basegraph 2
    • Depuncturing and puncturing is included in the cores

    Features

    We are ISO 9001:2015 certified

    Our customers can rely on consistently high quality, guaranteed by our certified quality management.     

    Quality

    Benefits

    • High-throughput design
    • Low-power and low-complexity design
    • Block-to-block on-the-fly configuration
    • AXI4-Stream handshaking interfaces for seamless integration
    • Design-time configuration of throughput for optimal resource utilization
    • Faster convergence due to layered LDPC decoder architecture
    • Early stopping criterion for iterative LDPC decoder, saving a considerable amount of energy
    • Collection of statistics (decoding success, iterations needed)
    • Available for FPGAs and ASICs (AMD / Xilinx, Intel / Altera, Microchip)


    Related Links


    3GPP Standard Organization



    5G-NR LDPC Codes



    Creonic LDPC Encoder / Decoder IP Cores 


    INFO
    • Home
    • News
    • Legal Notice
    • Data Protection
    GET IN TOUCH
    • info@creonic.com
    • +49 631 3435 988 0
    FOLLOW US
    • Linkedin
      Facebook


    Creonic GmbH

    Bahnhofstraße 26-28
    67655 Kaiserslautern
    Germany

    Copyright © Creonic GmbH 2025
    Powered by Odoo - Create a free website